Main
About Me
JERRY CEARLEY
Using System Verilog Hardware Description Language
View Project
Designed In Matlab Using No Inbuilt Functions
View Project
Quantum Confinement and Quantum Dot Research
View Project
Multi-Stage Amplifier Circuit
View Project
CPU Designed Using System Verilog
View Project
Using Machine Learning to Assist Students in College Slection
View Project
Image Classification / Language Learning System
View Project
Experienced Leader and Team Player
View Project
Using Revit, Navisworks and Dynamo
View Project
Striving for the Top and pushing for Success!
View Honors
Power Systems, Control Systems & Digital Signal Processing
View Project
Sharing in the lives of others through help and support
View Involvement